Introduction
Multiple-gate MOSFETs such as FinFETs, triple-gate MOSFETs, and nanowire FETs are emerging as promising candidates for the ultimate integration of nanoelectronic ICs. Due to improved gate controllability, multiple-gate MOSFETs offer a solution for suppression of short channel effects (SCEs) for continuous device scaling [1] . Typically, the non-planar structures are fabricated on silicon-on-insulator (SOI) wafers for perfect isolation from the substrate. Feasibility of using Si-bulk wafer is being sought for the cost of wafers and more importantly for complete compatibility with bulk CMOS technology in SOC integration. However, due to an issue of substrate leakage (similar to punch-through) in bulk FinFETs, additional substrate doping and excessive isolation oxide (about twice fin height) are needed [2] - [4] , but the reported solutions could degrade the performance and lower the effective fin height. In this paper, we propose a simple yet feasible approach for leakage suppression using a stack gate structure.
Bulk FinFET Structure
Figs. 1(a) and (b) show the 3-D view and cross section of the bulk FinFET, respectively. Following the 25 nm technology node in ITRS [5] , the dimension of the nominal device with undoped channel is defined as follows: L g = 10 nm, W Si = L g /2 = 5 nm, H Si = 4W Si = 20 nm, T ISO (isolation oxide) = Tt ox (top gate oxide) = St ox (side gate oxide) = 0.6 nm, t B = 180 nm, N a (substrate doping) = 1×10 15 cm -3 . The gate work function is set to 4.55 eV to meet I off constraint for the SOI FinFET. Our work is based on a 3-D numerical simulator [6] including a quantum confinement model. Fig. 2 shows I DS -V GS characteristics of SOI and bulk-Si FinFETs. Due to excessive carriers underneath the channel in the bulk substrate, the bulk case shows a near punch-through condition (very high I off ). To reduce such substrate leakage current, one can simply implement extra substrate impurity doping like halo implementation [4] . However, it requires complicate and precise control of substrate doping profile and additional thermal budget. As a result, the deep substrate dopant implementation is usually not practical for advanced nanometer-scale devices. Instead, we propose a stack gate structure with a bottom layer of polysilicon gate, which is shown to effectively suppress the excessive carriers and hence reduce leakage current in substrate. 
Gate work function modulation

Stack gate on polysilicon gate
Based on the physical mechanism behind the leakage current in bulk FinFETs, we pinpointed the cause and found that the excessive carrier density underneath the channel in the substrate is mainly due to lack of gate control. If we can reduce the electron density under the bottom gate as shown in Fig. 1(b) , I off is then greatly lowered. Based on this concept, two types of gate materials are adopted in a stack structure (Fig. 1(b) ). The additional bottom gate can be made of p-type polysilicon (or equivalent metal gate) with height of H BG , aimed to reduce the punch-through current in the substrate. With such proposed structure, the region in substrate under the bottom gate can be in near accumulation condition by simply adjusting gate work function. In our simulation, we assumed the work function of the extra polysilicon gate to be near valence band edge (5.29 eV).
Bottom-gate thickness variation
Based on our proposed stack gate (or gate engineering) with thin isolation oxide (T ISO = 0.6 nm), Figs. 3(a) and (b) show I DS -V GS characteristics with different H BG 's, as compared with conventional bulk-Si and SOI counterparts. Our approach is advantageous in leakage current suppression. Fig. 4 shows the electron distributions in conventional bulk and proposed cases. Obviously, the conventional case has much higher electron carrier density in substrate while the proposed gate structure shows much less electron density. Since the bottom gate thickness may vary in actual processing, it is essential to assess I off sensitivity to H BG . Fig. 5 shows I off vs. isolation oxide variation for different cases.
As can be seen, I off of the proposed case is insensitive to H BG (from 1 to 5 nm), implying good tolerance on H BG variation. 
Process issues
For a feasible bulk FinFET technology, extra poly-Si bottom gate is proposed without the need of excessive isolation oxide as well as extra oxidation process. On the other hand, top-gate residual may exist after the process step of bottom-gate formation (or deposition) as shown in Fig. 6(a) . To assess its impact, we included the top-gate residual with the same height of H BG . Due to strong gate control between the two side gates, both I on and I off are not very sensitive to H BG regardless of top-gate residual, as shown in Fig. 6 . In addition, we also look into the fin width (W Si ) variation. Again, as can be seen in Fig. 7 , the capacitive coupling between the two side gates prevents the impact of the nonideal top-gate residual on I on under W Si variation. Note that although thick H BG may reduce effective fin height, it provides better leakage suppression for wide W Si . 
Conclusion
Though the substrate leakage current in bulk FinFET is inevitable, we proposed a stack gate structure with a bottom layer of polysilicon gate, which is shown to effectively suppress the excessive carriers and hence reduce leakage current in substrate. Furthermore, I off is insensitive to the thickness variation of the additional bottom gate, implying feasibility for actual processing.
